Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Compact Instructions #263

Open
claubersouza opened this issue May 16, 2024 · 1 comment
Open

Compact Instructions #263

claubersouza opened this issue May 16, 2024 · 1 comment

Comments

@claubersouza
Copy link

I'm trying to compact the following instructions into a single instruction. However, the big problem is how to do this without directly using VHDL. There is an OpenAsip graphical tool that performs this process. I was trying to use Dag but I can't specify which record each addi result will contain ?

Addi x10, x0 , 0;
Addi x11,x10,0
Addi x26, x0, 0
Addi x8,x0, 0
Addi x8,x0, 0

@karihepola
Copy link
Contributor

Sorry for the delay,

OSAL is used for describing operation semantics, which means that it does not really have visibility to the architectural state, such as the register file. Instead, you must define the operation semantics with operands but the operation description does not really have visibility where these operands come from, be it an immediate or a register file value.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants