forked from pulp-platform/common_cells
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Bender.yml
162 lines (153 loc) · 4.28 KB
/
Bender.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
package:
name: common_cells
authors:
- "Florian Zaruba <zarubaf@iis.ee.ethz.ch>"
- "Fabian Schuiki <fschuiki@iis.ee.ethz.ch>"
- "Michael Schaffner <schaffner@iis.ee.ethz.ch>"
- "Andreas Kurth <akurth@iis.ee.ethz.ch>"
- "Manuel Eggimann <meggimann@iis.ee.ethz.ch>"
- "Stefan Mach <smach@iis.ee.ethz.ch>"
- "Wolfgang Roenninger <wroennin@student.ethz.ch>"
dependencies:
common_verification: { git: "https://github.com/pulp-platform/common_verification.git", version: 0.2.0 }
tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.11 }
export_include_dirs:
- include
sources:
# Source files grouped in levels. Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, files in level 2 on files in levels 1 and 0,
# etc. Files within a level are ordered alphabetically.
# Level 0
- src/binary_to_gray.sv
- target: not(all(xilinx,vivado_ipx))
files:
- src/cb_filter_pkg.sv
- src/cc_onehot.sv
- src/cf_math_pkg.sv
- src/clk_int_div.sv
- src/delta_counter.sv
- src/ecc_pkg.sv
- src/edge_propagator_tx.sv
- src/exp_backoff.sv
- src/fifo_v3.sv
- src/gray_to_binary.sv
- src/isochronous_4phase_handshake.sv
- src/isochronous_spill_register.sv
- src/lfsr.sv
- src/lfsr_16bit.sv
- src/lfsr_8bit.sv
- src/mv_filter.sv
- src/onehot_to_bin.sv
- src/plru_tree.sv
- src/popcount.sv
- src/rr_arb_tree.sv
- src/rstgen_bypass.sv
- src/serial_deglitch.sv
- src/shift_reg.sv
- src/spill_register_flushable.sv
- src/stream_demux.sv
- src/stream_filter.sv
- src/stream_fork.sv
- src/stream_intf.sv
- src/stream_join.sv
- src/stream_mux.sv
- src/stream_throttle.sv
- src/sub_per_hash.sv
- src/sync.sv
- src/sync_wedge.sv
- src/unread.sv
- src/read.sv
- src/cdc_reset_ctrlr_pkg.sv
# Level 1
- src/addr_decode_napot.sv
- src/cdc_2phase.sv
- src/cdc_4phase.sv
- src/addr_decode.sv
- target: not(all(xilinx,vivado_ipx))
files:
- src/cb_filter.sv
- src/cdc_fifo_2phase.sv
- src/counter.sv
- src/ecc_decode.sv
- src/ecc_encode.sv
- src/edge_detect.sv
- src/lzc.sv
- src/max_counter.sv
- src/rstgen.sv
- src/spill_register.sv
- src/stream_delay.sv
- src/stream_fifo.sv
- src/stream_fork_dynamic.sv
- src/clk_mux_glitch_free.sv
# Level 2
- src/cdc_reset_ctrlr.sv
- src/cdc_fifo_gray.sv
- src/fall_through_register.sv
- src/id_queue.sv
- src/stream_to_mem.sv
- src/stream_arbiter_flushable.sv
- src/stream_fifo_optimal_wrap.sv
- src/stream_register.sv
- src/stream_xbar.sv
# Level 3
- src/cdc_fifo_gray_clearable.sv
- src/cdc_2phase_clearable.sv
- src/mem_to_banks.sv
- src/stream_arbiter.sv
- src/stream_omega_net.sv
- target: simulation
files:
- src/deprecated/sram.sv
- target: test
files:
# Level 0
- test/addr_decode_tb.sv
- test/cb_filter_tb.sv
- test/cdc_2phase_tb.sv
- test/cdc_2phase_clearable_tb.sv
- test/cdc_fifo_tb.sv
- test/cdc_fifo_clearable_tb.sv
- test/fifo_tb.sv
- test/graycode_tb.sv
- test/id_queue_tb.sv
- test/popcount_tb.sv
- test/rr_arb_tree_tb.sv
- test/stream_test.sv
- test/stream_register_tb.sv
- test/stream_to_mem_tb.sv
- test/sub_per_hash_tb.sv
# Level 1
- test/isochronous_crossing_tb.sv
- test/stream_omega_net_tb.sv
- test/stream_xbar_tb.sv
- test/clk_int_div_tb.sv
- test/clk_mux_glitch_free_tb.sv
- target: synth_test
files:
# Level 0
- test/cdc_2phase_synth.sv
- test/id_queue_synth.sv
- test/stream_arbiter_synth.sv
- test/ecc_synth.sv
# Level 1
- test/synth_bench.sv
# Deprecated modules
# Level 0
- src/deprecated/clock_divider_counter.sv
- src/deprecated/clk_div.sv
- src/deprecated/find_first_one.sv
- src/deprecated/generic_LFSR_8bit.sv
- src/deprecated/generic_fifo.sv
- src/deprecated/prioarbiter.sv
- src/deprecated/pulp_sync.sv
- src/deprecated/pulp_sync_wedge.sv
- src/deprecated/rrarbiter.sv
# Level 1
- src/deprecated/clock_divider.sv
- src/deprecated/fifo_v2.sv
# Level 2
- src/deprecated/fifo_v1.sv
# Depend on deprecated modules
- src/edge_propagator_ack.sv
- src/edge_propagator.sv
- src/edge_propagator_rx.sv