-
Notifications
You must be signed in to change notification settings - Fork 0
/
xilinx_top.vhd
43 lines (33 loc) · 913 Bytes
/
xilinx_top.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 16:53:52 04/30/2013
-- Design Name:
-- Module Name: xilinx_top - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity xilinx_top is
end xilinx_top;
architecture Behavioral of xilinx_top is
begin
end Behavioral;