Analog IC design of high speed serial link transceiver for 10 GbaseKR standard using a 65 nm CMOS process
This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard. The project consists of 4 main sections:
- Transmitter
- Receiver
- PLL
- CDR
