forked from wudimina/Signal-Generator
-
Notifications
You must be signed in to change notification settings - Fork 0
/
DMA_DRV.c
90 lines (74 loc) · 1.91 KB
/
DMA_DRV.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
/** @file DAC_DRV.c
* @brief DAC Driver for the STM32F072RB.
* @author Dennis Law
* @date April 2016
*/
#include "DMA_DRV.h"
/** @brief Extracts the DMA channel base pointer.
* @param The channel of interest.
* @param dma The container to the Channel base pointer for
* holding the output of this operation.
* @returns 0 if successful and -1 if otherwise.
*/
int DMA_extractBasePointer(int chn, DMA_Channel_TypeDef **dma)
{
if (chn == 1)
*dma = DMA1_Channel1;
else if (chn == 2)
*dma = DMA1_Channel2;
else if (chn == 3)
*dma = DMA1_Channel3;
else if (chn == 4)
*dma = DMA1_Channel4;
else if (chn == 5)
*dma = DMA1_Channel5;
else if (chn == 6)
*dma = DMA1_Channel6;
else if (chn == 7)
*dma = DMA1_Channel7;
else
return -1;
return 0;
}
/** @brief Disables a DMA channel.
* @param chn The DMA channel to disable.
* @returns 0 if successfula and -1 if otherwise.
*/
int DMA_disable(int chn)
{
DMA_Channel_TypeDef *dma;
if (DMA_extractBasePointer(chn, &dma))
return -1;
dma->CCR &= ~(DMA_CCR_EN);
return 0;
}
/** @brief Enables a DMA channel.
* @param chn The DMA channel to enable.
* @returns 0 if successful and -1 if otherwise.
*/
int DMA_enable(int chn)
{
DMA_Channel_TypeDef *dma;
if (DMA_extractBasePointer(chn, &dma))
return -1;
dma->CCR |= DMA_CCR_EN;
return 0;
}
/** @brief Initializes the DMA
* @param chn The DMA channel to initialize
* @param conf The config structure for initializing the DMA channel.
* @returns 0 if successful and -1 if otherwise.
*/
int DMA_init(int chn, struct DMA_config conf)
{
DMA_Channel_TypeDef *dma;
if (DMA_extractBasePointer(chn, &dma))
return -1;
RCC->AHBENR |= RCC_AHBENR_DMA1EN; /* Enable clock for DMA */
dma->CMAR = (uint32_t)(conf.readMem);
dma->CPAR = (uint32_t)(conf.writeMem);
dma->CNDTR = conf.numWrite;
dma->CCR |=DMA_CCR_MINC | DMA_CCR_MSIZE_1 | DMA_CCR_PSIZE_1
| DMA_CCR_CIRC | DMA_CCR_DIR;
return 0;
}