Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

KakuteF4: Add BRD_ALT_CONFIG for serial RC_INPUT #26975

Closed
wants to merge 11 commits into from
Closed

KakuteF4: Add BRD_ALT_CONFIG for serial RC_INPUT #26975

Changes from 7 commits
Commits
Show all changes
11 commits
Select commit Hold shift + click to select a range
4f0511a
KakuteF4: Add BRD_ALT_CONFIG for serial RC_INPUT
menschel May 4, 2024
b81a72c
Set S-Bus Pin to ALT(0)
menschel May 4, 2024
5368d9d
Remove NODMA prop from USART3
menschel May 4, 2024
5a86f39
Revert "Set S-Bus Pin to ALT(0)"
menschel May 4, 2024
a1e7303
Revert "Remove NODMA prop from USART3"
menschel May 4, 2024
0d9eaf9
Add description about Inverter on PB11.
menschel May 4, 2024
41f2035
Change Inversion Control Pin on ALT(1)
menschel May 5, 2024
e89b6c8
Revert "Change Inversion Control Pin on ALT(1)"
menschel May 7, 2024
a142cf0
Revert "KakuteF4: Add BRD_ALT_CONFIG for serial RC_INPUT"
menschel May 7, 2024
51b94d7
working test config for CRSF
menschel May 12, 2024
2b5f438
working config as ALT(1)
menschel May 14, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 7 additions & 2 deletions libraries/AP_HAL_ChibiOS/hwdef/KakuteF4/hwdef.dat
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -70,12 +70,17 @@ define HAL_BATT_CURR_SCALE 17.0
# order of UARTs (and USB)
SERIAL_ORDER OTG1 USART6 USART1 UART4 UART5 USART3

# rcinput is PB11
# RC input defaults to timer capture
PB11 TIM2_CH4 TIM2 RCININT PULLDOWN LOW
PB10 USART3_TX USART3

# alternative RC input using USART3 serial port,
PB10 USART3_TX USART3 NODMA
PB11 USART3_RX USART3 NODMA ALT(1)
menschel marked this conversation as resolved.
Show resolved Hide resolved

# SBUS inversion control pin, active high
PB15 USART3_RXINV OUTPUT LOW GPIO(78) POL(1)
# or active low
PB15 USART3_RXINV OUTPUT HIGH GPIO(78) POL(1) ALT(1)
menschel marked this conversation as resolved.
Show resolved Hide resolved

# for FrSky S.PORT. Has builtin inverters and diode to combine
# RX and TX onto the one pin
Expand Down
Loading