NeilNie / LC-3 Public

Verilog Implementation of the LC-3 Processor. DA CS 603

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 27 Commits
ALU		ALU
EAB		EAB
FPGA		FPGA
IR		IR
LC3Control		LC3Control
MARMux		MARMux
Memory		Memory
NZP		NZP
PC		PC
Register File		Register File
db		db
greybox_tmp		greybox_tmp
incremental_db		incremental_db
output_files		output_files
simulation		simulation
BasicGeneralWaveform.vwf		BasicGeneralWaveform.vwf
InDepthWaveform.vwf		InDepthWaveform.vwf
LC3.qpf		LC3.qpf
LC3.qsf		LC3.qsf
LC3.qws		LC3.qws
LC3.v		LC3.v
LC3.v.bak		LC3.v.bak
LC3_instruction_mem_init.mif		LC3_instruction_mem_init.mif
LC3_nativelink_simulation.rpt		LC3_nativelink_simulation.rpt
LICENSE		LICENSE
README.md		README.md
bit_16_reg.v		bit_16_reg.v
bit_16_reg.v.bak		bit_16_reg.v.bak
bus_tri_state_buffer.v		bus_tri_state_buffer.v
bus_tri_state_buffer.v.bak		bus_tri_state_buffer.v.bak
clock_1hz.v		clock_1hz.v
clock_1hz.v.bak		clock_1hz.v.bak
general_tb.v		general_tb.v
general_tb.v.bak		general_tb.v.bak