Skip to content
View SudeepGopavaram's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report SudeepGopavaram

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Automating_Analog_Layout_Using_Python_Package_GLayout Automating_Analog_Layout_Using_Python_Package_GLayout Public

    This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLayout

    10

  2. Design_and_analysis_of_nmos_pmos_and_inveter_using_sky130pdk Design_and_analysis_of_nmos_pmos_and_inveter_using_sky130pdk Public

    Design and Analysis of nMOS and pMOS using the sky130 pdk and various open source tools

    2

  3. BandGapReference_Design_using_Sky130 BandGapReference_Design_using_Sky130 Public

    This github repository is all about what does a bandgap reference is and how to design it using a opensource skywater130 PDK

    1

  4. VSD_YOSYS_TCL_WORKSHOP VSD_YOSYS_TCL_WORKSHOP Public

    5 - Days --> TCL Beginner to Advance Training Workshop by VSD

    Tcl

  5. SoC_Design_and_Chip_Planning_Using_OpenLane_Flow SoC_Design_and_Chip_Planning_Using_OpenLane_Flow Public

    This repository contains a detailed description of a RTL2GDSII flow using a opensource OpenLane flow, design used for this run is PicoRV32 which is a CPU core that implements the RISC-V Instruction…

  6. soc-design-and-planning-nasscom-vsd soc-design-and-planning-nasscom-vsd Public

    Forked from fayizferosh/soc-design-and-planning-nasscom-vsd

    2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130)

    Verilog