Popular repositories Loading
-
Automating_Analog_Layout_Using_Python_Package_GLayout
Automating_Analog_Layout_Using_Python_Package_GLayout PublicThis repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLayout
-
Design_and_analysis_of_nmos_pmos_and_inveter_using_sky130pdk
Design_and_analysis_of_nmos_pmos_and_inveter_using_sky130pdk PublicDesign and Analysis of nMOS and pMOS using the sky130 pdk and various open source tools
-
BandGapReference_Design_using_Sky130
BandGapReference_Design_using_Sky130 PublicThis github repository is all about what does a bandgap reference is and how to design it using a opensource skywater130 PDK
-
VSD_YOSYS_TCL_WORKSHOP
VSD_YOSYS_TCL_WORKSHOP Public5 - Days --> TCL Beginner to Advance Training Workshop by VSD
Tcl
-
SoC_Design_and_Chip_Planning_Using_OpenLane_Flow
SoC_Design_and_Chip_Planning_Using_OpenLane_Flow PublicThis repository contains a detailed description of a RTL2GDSII flow using a opensource OpenLane flow, design used for this run is PicoRV32 which is a CPU core that implements the RISC-V Instruction…
-
soc-design-and-planning-nasscom-vsd
soc-design-and-planning-nasscom-vsd PublicForked from fayizferosh/soc-design-and-planning-nasscom-vsd
2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130)
Verilog
If the problem persists, check the GitHub status page or contact support.