As part of a mini project, I made an ALU which can take combinations of 4 bits, and generate/ perform any of the mentioned 16 operations. This happens because of the conditional statement which checks the combination of the 4 bits. To run the code, simply download all the files, put them in a folder and import the folder in Vivado.
-
Notifications
You must be signed in to change notification settings - Fork 0
Swapneel01/4-Bit-ALU-Implementation-in-Verilog
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Implementation of an ALU with 4 bits in Verilog using Vivado.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published