Skip to content

Navigation Menu

Explore
By size
By industry
By use case
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

TimRudy / uart-verilog Public

Notifications You must be signed in to change notification settings
Fork 2
Star 17

Code
Issues
Pull requests
Actions
Projects
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Projects
Security
Insights

Commit

This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.

Update README.md

Browse the repository at this point in the history

Loading branch information

TimRudy committed May 27, 2023

1 parent 1c33a1d commit c457b14

Showing 1 changed file with 56 additions and 56 deletions.

There are no files selected for viewing

Loading

Oops, something went wrong.

0 comments on commit `c457b14`

Please sign in to comment.

Footer

© 2024 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.