Skip to content
fpga

Create only_test.yml #37

Sign in to view logs

Create only_test.yml

Create only_test.yml #37

Workflow file for this run

.github/workflows/fpga.yaml at 2f77fc1
name: fpga
on:
push:
workflow_dispatch:
jobs:
fpga:
runs-on: ubuntu-latest
steps:
- name: checkout repo
uses: actions/checkout@v4
with:
submodules: recursive
- name: FPGA bitstream for TT ASIC Sim (ICE40UP5K)
uses: TinyTapeout/tt-gds-action/fpga/ice40up5k@tt07