Skip to content

m1baldwin/ECE559_Monitoring_Subsystem

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ECE559 Monitoring Subsystem (Fall 2016, ECE Senior Design Class)

ECE559 Final Project: Monitoring subsystem of an ethernet switch, written in VHDL.

Team members: Michael Baldwin, Cassidee Kido, Elsie Ling, Kei Yoshikoshi, Stanley Yuan

For the final presentation, please view the following:

https://docs.google.com/presentation/d/1AVaVVur1qoPwrg2l2ZysWHPds2wkxZWNKGM10qV1yfA/edit?usp=sharing

For the final report, please view the following:

https://docs.google.com/document/d/1z4cJkN2zbs3EJIXwbKF8Ii3s-N3NdrmA1PW3E-VGzG4/edit?usp=sharing

ECE559 Class Description (taken from ece.duke.edu/grad/students/courses)

ECE 559(251). Advanced Digital System Design. This course covers the fundamentals of advanced digital system design, and the use of a hardware description language, VHDL, for their synthesis and simulation. Examples of systems considered include the arithmetic/logic unit, memory, and microcontrollers. The course includes an appropriate capstone design project that incorporates engineering standards and realistic constraints in the outcome of the design process. Additionally, the designer must consider most of the following: Cost, environmental impact, manufacturability, health and safety, ethics, social and political impact. Each design project is executed by a team of 4 or 5 students who are responsible for generating a final written project report and making an appropriate presentation of their results to the class. Prerequisite: Electrical and Computer Engineering 350L and co-requisite Electrical and Computer Engineering 331L or graduate student standing. Instructor: Derby. One course.

About

ECE559 Final Project: Monitoring subsystem written in VHDL

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • VHDL 78.7%
  • Verilog 16.2%
  • HTML 5.1%