Skip to content
View mrbilandi's full-sized avatar

Block or report mrbilandi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cheshire cheshire Public

    Forked from pulp-platform/cheshire

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog

  2. openhwgroup/cva6 openhwgroup/cva6 Public

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    Assembly 2.3k 705

  3. pulp-platform/cheshire pulp-platform/cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 206 50

  4. cva6 cva6 Public

    Forked from pulp-platform/cva6

    This is the fork of CVA6 intended for PULP development.

    Assembly

  5. cva6-sdk cva6-sdk Public

    Forked from moimfeld/cva6-sdk

    CVA6 SDK containing RISC-V tools and Buildroot

    Makefile

  6. ara ara Public

    Forked from pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C