Copyright © sistenix.com 2016
Authors: Nelson Campos (nelson@sistenix.com) and Plateny Ponchet (plateny@gmail.com)
You can use, modify and redistribute this codes but please credit the authors.

sv_math

• reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog