-
Notifications
You must be signed in to change notification settings - Fork 33
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
hal/imxrt106x: fix enet PLL init #601
Open
julianuziemblo
wants to merge
1
commit into
master
Choose a base branch
from
julianuziemblo/enet-imxrt106x-evk
base: master
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Open
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
14 tasks
|
julianuziemblo
changed the title
hal/imxrt19xx: fix enet PLL clk0 enable
hal/imxrt106xx: fix enet PLL clk0 enable
Sep 27, 2024
julianuziemblo
force-pushed
the
julianuziemblo/enet-imxrt106x-evk
branch
from
September 27, 2024 10:05
3e658d5
to
73764ba
Compare
julianuziemblo
changed the title
hal/imxrt106xx: fix enet PLL clk0 enable
hal/imxrt106x: fix enet PLL clk0 enable
Sep 27, 2024
julianuziemblo
force-pushed
the
julianuziemblo/enet-imxrt106x-evk
branch
from
September 27, 2024 13:25
73764ba
to
ce7e2d3
Compare
14 tasks
agkaminski
previously approved these changes
Oct 2, 2024
nalajcie
requested changes
Oct 2, 2024
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
please copy the full solution from plo
(setting bypass while changing the PLL freqency)
julianuziemblo
force-pushed
the
julianuziemblo/enet-imxrt106x-evk
branch
from
October 3, 2024 07:37
ce7e2d3
to
b0501bf
Compare
julianuziemblo
changed the title
hal/imxrt106x: fix enet PLL clk0 enable
hal/imxrt106x: fix enet PLL init
Oct 3, 2024
- correct clk0 enable bit - add bypass during clock frequency change JIRA: RTOS-507
julianuziemblo
force-pushed
the
julianuziemblo/enet-imxrt106x-evk
branch
from
October 3, 2024 13:16
b0501bf
to
8aa673b
Compare
agkaminski
approved these changes
Oct 4, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
Fix
_imxrt_ccmInitEnetPll
to correctly initialize enet PLL.Motivation and Context
Enet PLL clk0 is enabled using bit 13 of CCM_ANALOG_PLL_ENET register, but the shift for
enclk0
was 12, which does not match the iMX RT106x RM.Additionally, bypass was needed during the frequency change.
Related: phoenix-rtos/plo#355
Types of changes
How Has This Been Tested?
armv7m7-imxrt106x-evk
.Checklist:
Special treatment