Skip to content

Actions: rust-embedded/riscv

Actions

Build check (riscv-semihosting)

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
riscv-semihosting.yaml
359 workflow runs
359 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

riscv: build: make cfg variables more robust Build check (riscv-semihosting) #117: Pull request #205 synchronize by rmsyn
May 5, 2024 04:56 4m 41s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 04:56 4m 41s
riscv: register: fix target architecture conditional compilation Build check (riscv-semihosting) #116: Pull request #204 synchronize by rmsyn
May 5, 2024 04:48 3m 29s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 5, 2024 04:48 3m 29s
riscv: build: make cfg variables more robust Build check (riscv-semihosting) #115: Pull request #205 synchronize by rmsyn
May 5, 2024 04:17 3m 31s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 04:17 3m 31s
riscv: build: make cfg variables more robust Build check (riscv-semihosting) #114: Pull request #205 synchronize by rmsyn
May 4, 2024 21:17 4m 57s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 4, 2024 21:17 4m 57s
riscv: build: make cfg variables more robust Build check (riscv-semihosting) #113: Pull request #205 opened by rmsyn
May 4, 2024 21:15 6m 31s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 4, 2024 21:15 6m 31s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #112: Pull request #200 synchronize by romancardenas
May 4, 2024 16:34 7m 32s vectored-rt
vectored-rt
May 4, 2024 16:34 7m 32s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #111: Pull request #200 synchronize by romancardenas
May 4, 2024 16:33 8m 10s vectored-rt
vectored-rt
May 4, 2024 16:33 8m 10s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #110: Pull request #200 synchronize by romancardenas
May 4, 2024 15:55 4m 38s vectored-rt
vectored-rt
May 4, 2024 15:55 4m 38s
riscv: register: fix target architecture conditional compilation Build check (riscv-semihosting) #109: Pull request #204 synchronize by rmsyn
May 3, 2024 21:36 3m 6s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 21:36 3m 6s
riscv: register: fix target architecture conditional compilation Build check (riscv-semihosting) #108: Pull request #204 synchronize by rmsyn
May 3, 2024 20:55 4m 24s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 20:55 4m 24s
riscv: register: fix target architecture conditional compilation Build check (riscv-semihosting) #107: Pull request #204 synchronize by rmsyn
May 3, 2024 00:27 4m 36s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 00:27 4m 36s
riscv: register: fix target architecture conditional compilation Build check (riscv-semihosting) #106: Pull request #204 opened by rmsyn
May 3, 2024 00:24 7m 5s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 00:24 7m 5s
Merge pull request #203 from rmsyn/register/export-macros Build check (riscv-semihosting) #105: Commit a9d3e33 pushed by github-merge-queue bot
May 2, 2024 13:36 4m 34s master
master
May 2, 2024 13:36 4m 34s
Build check (riscv-semihosting) Build check (riscv-semihosting) #104: Merge group checks requested
May 2, 2024 13:32 6m 48s
May 2, 2024 13:32 6m 48s
riscv: register: exports macros for custom CSRs Build check (riscv-semihosting) #103: Pull request #203 synchronize by rmsyn
May 1, 2024 04:12 3m 10s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 04:12 3m 10s
riscv: register: exports macros for custom CSRs Build check (riscv-semihosting) #102: Pull request #203 synchronize by rmsyn
May 1, 2024 02:16 3m 57s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 02:16 3m 57s
riscv: register: exports macros for custom CSRs Build check (riscv-semihosting) #101: Pull request #203 opened by rmsyn
May 1, 2024 02:14 6m 3s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 02:14 6m 3s
Merge pull request #201 from jasonwhite/jw/mstatus-from-bits Build check (riscv-semihosting) #99: Commit 33516b9 pushed by github-merge-queue bot
April 22, 2024 10:05 4m 9s master
master
April 22, 2024 10:05 4m 9s
Build check (riscv-semihosting) Build check (riscv-semihosting) #98: Merge group checks requested
April 22, 2024 10:01 3m 22s
April 22, 2024 10:01 3m 22s
Add Mstatus::from(usize) Build check (riscv-semihosting) #97: Pull request #201 opened by jasonwhite
April 19, 2024 21:30 2m 41s jasonwhite:jw/mstatus-from-bits
jasonwhite:jw/mstatus-from-bits
April 19, 2024 21:30 2m 41s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #96: Pull request #200 synchronize by romancardenas
April 12, 2024 16:55 4m 59s vectored-rt
vectored-rt
April 12, 2024 16:55 4m 59s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #95: Pull request #200 synchronize by romancardenas
April 12, 2024 09:43 4m 17s vectored-rt
vectored-rt
April 12, 2024 09:43 4m 17s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #94: Pull request #200 synchronize by romancardenas
April 11, 2024 09:49 4m 9s vectored-rt
vectored-rt
April 11, 2024 09:49 4m 9s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #93: Pull request #200 synchronize by romancardenas
April 11, 2024 09:45 3m 57s vectored-rt
vectored-rt
April 11, 2024 09:45 3m 57s
riscv-rt: Support for vectored mode interrupt handling Build check (riscv-semihosting) #92: Pull request #200 opened by romancardenas
April 11, 2024 09:14 3m 36s vectored-rt
vectored-rt
April 11, 2024 09:14 3m 36s
ProTip! You can narrow down the results and go further in time using created:<2024-04-11 or the other filters available.