Skip to content
View sinasoltani123's full-sized avatar
🎸
🎸
  • Iran, Shiraz

Block or report sinasoltani123

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
sinasoltani123/README.md
  • 👋 Hi, I’m Sina Soltani @sinasoltani123
  • 👀 I’m interested in AI, music , neuroscience, genetics and understanding the universe
  • 🌱 I’m currently learning RL,DNNs
  • 💞️ I’m looking to collaborate on anything AI related
  • 📫 How to reach me sinas7684@gmail.com or sinasoltaniguitar@gmail.com

Pinned Loading

  1. Iris-recognition-using-Gabor-filter Iris-recognition-using-Gabor-filter Public

    Python

  2. DNN-from-scratch-coursera-and-image-classification DNN-from-scratch-coursera-and-image-classification Public

    deep neural networks implementation from scratch in coursera.com

    Jupyter Notebook

  3. graph-theory-project-optimization-find-a-short-walk-that-traverses-all-nodes-in-a-graph- graph-theory-project-optimization-find-a-short-walk-that-traverses-all-nodes-in-a-graph- Public

    find a short walk that traverses all nodes in a graph

    Python

  4. image-classification-with-Tensorflow-and-CNN image-classification-with-Tensorflow-and-CNN Public

    Tensorflow and convolutional neural networks

    Jupyter Notebook

  5. Refined-D-ary-minheap-for-Dijkstra-s-algorithm-in-a-weighted-directed-graph Refined-D-ary-minheap-for-Dijkstra-s-algorithm-in-a-weighted-directed-graph Public

    Refined D-ary minheap in which the children of each node are stored in a built in binary heap so that finding the minimum a node's children is faster. The binary min heap uses the array of D-ary mi…

    C++

  6. 32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm 32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm Public

    32-bit pipelined MIPS CPU using Verilog with booth multiplication algorithm (faster multiplication in hardware). Xilinx Sesign Suite

    Verilog 3