add new posts

source/_posts/Intel-plans-to-integrate-3D-VCache-Tech-in-their-CPU-by-2025.md

@@ -0,0 +1,32 @@
+---
+title: Intel plans to integrate 3D-VCache Tech in their CPU by 2025
+date: 2024-11-17 23:02:31
+tags:
+    - intel
+    - vcache
+    - 3d stacked cache
+    - tsmc
+    - 3d cache
+    - amd
+    - cpu
+    - cache
+---
+
+### Quick Report
+
+In a recent interview with Der8auer and Bens Hardware, Florian Maislinger, a tech communications manager for Intel, revealed that Intel plans to integrate 3D-VCache technology into their CPUs by 2025. This technology is expected to provide a significant performance boost for Intel's CPUs.
+<!-- more -->
+
+Florian said Intel is planning to add large shared L3 cache approach in a phased approach starting with server process that will compete with AMD EPYC Genoa-X and Turin-X CPUs. Intel believes that this approach will provide a significant performance boost for their CPUs especially with cache intensive software suites such as Ansys.
+
+At the moment Intel is busy with providing microcode fixes for Arrow Lake CPUs that began shipping in November 2024 to compete against AMD Zen 5 X3D variants and non-X3D variants.
+
+### SOurce(s)
+
+- [TPU][def]
+- [Der8auer German Video][def2]
+- [Hardware Luxx][def3]
+
+[def]: https://www.techpowerup.com/328853/intel-plans-to-copy-amds-3d-v-cache-tech-in-2025-just-not-for-desktops
+[def2]: https://www.youtube.com/watch?v=hZc3kEXvFjY
+[def3]: https://www.hardwareluxx.de/index.php/news/hardware/prozessoren/64897-intel-best%C3%A4tigt-clearwater-forest-verwendet-cache-im-base-tile.html

source/_posts/Intel-remove-DLVR-for-Arrow-Lake-through-latest-ucode-patch-version-0x112.md

@@ -0,0 +1,25 @@
+---
+title: Intel remove DLVR for Arrow Lake through latest ucode patch version 0x112
+date: 2024-11-17 23:00:23
+tags:
+  - intel
+  - microcode
+  - arrow lake
+  - dlvr
+  - patches
+  - cpu
+---
+
+### Quick Report
+
+After Intel released the latest microcode patch version 0x112, the  Digital Linear Voltage Regulator (DLVR) feature bypass by the user was removed from Arrow Lake according to Der8auer\'s testing.
+<!-- more -->
+DLVR is a technology designed to provide precise voltage control for individual performance cores and efficiency core clusters, offers optimal power consumption based on workloads. With DLVR enabled previously the power losses reduced to 20% on gaming workloads and without it the losses can be very high as it prefers running at performance and sacrificing power efficiency.
+
+However Intel explained to HardwareLuxx that the change was made to prevent accidental misuse of the feature by restricting it extreme cooling say Liquid Nitrogen or Helium used to break Overclocking records. The update has been shipped to motherboard vendors for Z890 chipsets and are rolling out to users. Intel removed this to prevent Raptor Lake-like situations where these chips had an issue with Vmin shift aka min voltage requirement after faulty ucode supplied too much voltage and degraded the silicon.
+
+### Source(s)
+
+- [TPU][def]
+
+[def]: https://www.techpowerup.com/328845/intel-removes-dlvr-bypass-for-arrow-lake-in-latest-0x112-microcode-update