FPGA implementations of the PDP-6 and PDP-10
-
Updated
Apr 7, 2021 - Verilog
#
de-10
Here are 2 public repositories matching this topic...
The project focuses on designing and simulating these error-correction codes, with a hardware implementation on FPGA boards. Key tasks include encoding data into Reed Muller codewords and decoding them with error detection and correction capabilities. The project also includes testbenches for validation and simulations. Tools: VHDL, Quartus, FPGA
fpga
vhdl
error-correcting-codes
reed-muller
error-detection
error-correction
reed-muller-codes
de-10
-
Updated
Oct 7, 2024
Improve this page
Add a description, image, and links to the de-10 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the de-10 topic, visit your repo's landing page and select "manage topics."