A Bit Error Rate Test and Error Correction Coding System based on Xilinx GTX Transceiver
-
Updated
May 11, 2018 - VHDL
A Bit Error Rate Test and Error Correction Coding System based on Xilinx GTX Transceiver
This spreadsheet calculates the PCB transmission line insertion loss versus frequency and temperature curves from the datasheet values of the dielectric constant and loss tangent, in addition to copper foil roughness parameters.
Teramesh GitHub organization landing page
Given a specified channel insertion loss, this spreadsheet calculates a precise first guess for the optimal filter coefficients for SerDes's continuous time linear equalizer (CTLE) and feedforward equalizer (FFE).
Add a description, image, and links to the high-speed-serial topic page so that developers can more easily learn about it.
To associate your repository with the high-speed-serial topic, visit your repo's landing page and select "manage topics."