vivado

Here are 574 public repositories matching this topic...

krailis / zynq-axi-tutorial

A tutorial on the usage of AXI4-Lite and AXI4-Stream Interfaces on HW Accelerators generated through High-Level Synthesis (HLS)

tcl vivado petalinux high-level-synthesis axi4-lite amba-axi axi4-stream-interfaces

Updated Jul 15, 2016
Tcl

RohanNagar / parallel-logic-networks

Star

Gate-Level Simulation on a GPU

gpu parallel-computing vivado logic-gates gate-level-simulation

Updated Nov 22, 2016
C++

zhangfengdegithub / UG1165

Star

Linux Device Driver for Custom IP with Interrupt running on ZedBoard

driver vivado ug1165 zedboard custom-ip petalinux

Updated Feb 3, 2017
Verilog

jens-na / vivado-example-project

Star

Vivado example project

vhdl verilog vivado

Updated Feb 19, 2017

fpgaedu / tcl

Star

FPGAedu Tcl Library

json fpga tcl json-rpc xilinx vivado jsonrpc

Updated Mar 21, 2017
Tcl

Yourigh / Rotary-encoder-VHDL-design

Star

VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.

zynq encoder vivado xilinx-fpga zybo zynq-7010 xilinx-vivado rotary axi

Updated Mar 24, 2017
VHDL

Yourigh / Digilent_ZYBO_FPGA_Train_game

Star

Game using touch screen implemented to FPGA.

vivado zybo zynq-7010 xilinx-vivado

Updated Mar 24, 2017
VHDL

digital-design-snu / ANPPV_RISC_PipelinedProcessor

Star

pipeline processor architecture verilog vivado risc

Updated Apr 8, 2017
Verilog

casalebrunet / pynq_dma

Star

PYNQ DMA benchmark project

python vivado pynq pynq-hardware-overlay pynq-z1

Updated Apr 27, 2017
Tcl

matthijsbos / ansible-role-vivado

Star

Ansible role for installation of Xilinx Vivado on Ubuntu

ansible ubuntu ansible-role vivado ansible-galaxy xilinx-vivado

Updated Apr 30, 2017

fpgaedu / ci

Star

Continuous integration environments for FPGAedu projects

linux vagrant continuous-integration vivado digilent nexys4

Updated May 3, 2017
Ruby

devil-of-silicon-valley / One-Time-Pad-FPGA

Star

64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).

otp verilog vivado one-time-pad diligent seven-segment nexys4

Updated Jun 21, 2017
Verilog

znsoc / znsoc

Star

奔跑吧，Zynq-7000

linux vivado zedboard zybo zynq-7000

Updated Aug 6, 2017

luminoso / cr-countones

Star

Xilinx Vivado demo project with design, IP, SDK interaction, VGA, finite state machine and outputs

fpga finite-state-machine xilinx vivado xilinx-fpga xilinx-vivado nexys4ddr

Updated Aug 30, 2017
VHDL

zhouxingkong / HuffmanCoding

Star

对{0~9}数字进行霍夫曼编码（HuffmanCoding）的verilog程序，编码只用9个时钟周期

huffman verilog vivado gpga

Updated Sep 17, 2017
Verilog

diedricm / prMagic

Star

Tools for automating the Vivado project partial reconfiguration flow

fpga vhdl vivado partial-reconfiguration

Updated Sep 21, 2017
ANTLR

diedricm / prMagicTutorial

Star

Tutorial ressources and manual

fpga vhdl vivado partial-reconfiguration

Updated Oct 16, 2017
VHDL

henrikbrixandersen / elf-bootloader

Star

SPI ELF bootloader for Xilinx Microblaze processors

spi xilinx vivado elf bootloader xilinx-vivado xilinx-sdk

Updated Oct 17, 2017
C

egk696 / EDAC_SDRAM_Controller

Star

Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller

fpga vhdl embedded-systems vivado fault-tolerant quartus-prime sdram sdram-controller cots-sdram

Updated Oct 30, 2017
Verilog

episource / vivado-training

Star

Various custom training projects related to Xilinx Zynq development.

c fpga zynq vhdl xilinx vivado ip-xact zybo xilinx-sdk

Updated Nov 4, 2017
HTML

Improve this page

Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

vivado

Here are 574 public repositories matching this topic...

krailis / zynq-axi-tutorial

RohanNagar / parallel-logic-networks

zhangfengdegithub / UG1165

jens-na / vivado-example-project

fpgaedu / tcl

Yourigh / Rotary-encoder-VHDL-design

Yourigh / Digilent_ZYBO_FPGA_Train_game

digital-design-snu / ANPPV_RISC_PipelinedProcessor

casalebrunet / pynq_dma

matthijsbos / ansible-role-vivado

fpgaedu / ci

devil-of-silicon-valley / One-Time-Pad-FPGA

znsoc / znsoc

luminoso / cr-countones

zhouxingkong / HuffmanCoding

diedricm / prMagic

diedricm / prMagicTutorial

henrikbrixandersen / elf-bootloader

egk696 / EDAC_SDRAM_Controller

episource / vivado-training

Improve this page

Add this topic to your repo