Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
-
Updated
Jun 6, 2024 - Verilog
Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite.
explore different implementations of adders and study their characteristics.
Different adders code in VHDL and Comparison
Summary of projects I did in VLSI desing.
Computer Architecture - Practical Solution with Quartus - Sharif University of Technology
Useful VHDL scripts for hardware description.
Add a description, image, and links to the carry-save-adder topic page so that developers can more easily learn about it.
To associate your repository with the carry-save-adder topic, visit your repo's landing page and select "manage topics."